the most suitable for the desired application. Moreover, similar strategies are needed even from the research groups, whose activity is devoted to the model identification and extraction, in order to quantify the degree of accuracy achievable by the modeling approach adopted. Tn this paper an approach to verify large-signal model accuracy will be discussed, which is simply based on the comparison between de-embedded measurements and model predictions of Y-parameters versus the bias voltages at the intrinsic device ports.
I. INTRODUCTION
The problem of quantifying the degree of accuracy achievable by the modeling approach adopted is a real critical point [1]- [2] , since many of the models, which are oriented to the design of large-signal circuits, are extracted only on the basis of DC IN characteristics and small-signal differential parameters measured onto a grid of different bias points, Most of research laboratories do not actually have the capabilities of carrying out the set of large-signal measurements, which should be necessary in order to fully validate their models for each particular application. Large-signal measurement systems can be very expensive (e.g. active load-pull systems) and\or characterized by limited range (e.g. LSNA set-ups are not available above 50 GHz). In addition, simplified procedures, which are based on the comparison between empirical data and model predictions under small-signal operation and can be carried out directly in the software environment exploited for the model extraction (without the need for external CAD tools -e.g. HB simulations), definitely represent an important resource in order to rapidly achieve successful preliminary verification results.
Thus the question is, which small-signal tests are the most suitable to investigate the accuracy achievable by a nonlinear dynamic model?
A first response could be to simply compare the model predictions to the small-signal measurements over the entire frequency and bias sweeping range. Such a "massive" approach could be misleading; in fact, by considering far example a simple ctass-A power amplifier design, it is evidently not true that all the bias conditions have the same impact on the accuracy of model predictions, which are of interest for such an application (e.g. PAE, power at a dB-specified compression point, etc.). Improvements can be certainly achieved by considering only, or weighting mostly, the small-signal parameters ihat refer to bias conditions "near" the PA load-line. Similar considerations can be made in the framework of the design of a "cold-FET" mixer, where the operation is timited to the linear region of the FET, which is typically biased with VDS= 0 V.
Once the bias sub-grid has been suitably defined, on which model predictions and measurements will be compared, the next problem to be dealt with is what kind of verification has to be used. A natural answer would be that of verifying the accurate fitting between S-parameter simulations and measurements. In practice, the choice of scattering parameters is only related to the fact that measurements with resistive terminations ensure the transistor stability, while the use of short/open Ioading conditions, which is associated with the direct measurement of admittance or impedance matrix, could easily lead to unstable behavior. Under many bias conditions Y-parameters could not exist at the extrinsic device ports. but they certainly exist at the intrinsic ports.
In fact, an ideal Y-measurement peiformed at the intrinsic device implies to short (for the AC components) the input or output intrinsic ports by fixing the charge over the intrinsic device capacitances; since the capacitance charge is a state variable it is clear that under such test conditions the device can not become unstable.
In this paper an approach to verify large-signal model accuracy will be discussed, which is simply based on the comparison between de-embedded measurements and model predictions of Y-parameters versus the bias voltages at the intrinsic device ports. In particular, the direct link between the degree of accuracy shown by the model under the simple small-signal tests, which are involved within the proposed verification strategy, and the degree of accuracy shown instead under non-linear operation (such as intermodulation at millimeter-wave frequencies) will be demonstrated.
11. THE SMALL-SIGNAL VALIDATION PROCEDURE.
As well-known, at the intrinsic device ports the device can be described (at least until the non-quasi stationary effects can be neglected) by a simple G(V)-C(V) parallel, where V represents the vector of the intrinsic voltages.
Under these hypotheses, a more convenient comparison can be made by taking into account Y rather than S parameters, since the first ones are intuitively more directly related to the device large-signal behavior. By assuming, for instance, a non-linear polynomial i( v) description for the device, it is well-known that thirdorder intermodulation (IMD) products are related to thirdorder derivatives of the currents with respect to the voltages, i.e. the second-order derivatives of the Yparameters. The quality of the Y-parameters fitting versus the bias conditions is then explicitly related to the performances under large-signal operating condition, but it is important to notice that it would not be suficient to compare models simply on the basis of the best fitting of Y-parameters. since it would be aIso fundamental to have a good fitting of second-order derivatives in order to obtain optimum performances. In other words, it would be useful to verify the accuracy shown by the model in reproducing concavities and convexities of the curves, which are obtained by plotting the Y-parameters versus bias.
It must be observed that the de-embedding of the parasitic networks is always useful because linear parasitic elements tend somehow to hide the non-linear phenomena. which are strictly related to the intrinsic device; therefore a good small-signal, bias-dependent fitting at the extrinsic device ports does not necessary imply good prediction accuracy under large signal operating conditions. In fact, while a good fitting of the [5] . In particular measurements of the third-order intermodulation product (interferer) to carrier ratio (VC) were carried out at the frequency of 39.9 GHz (two tone displacement: 10 MHz; class-A operation: D=60 mA, VDS=6.5 V) with the measurement system shown in Fig.  2 .
underlines an evident better prediction capability of the NDC model with embedded the "Empirical" W model, especially in the reproduction of the shape of the measured data as can be seen in Fig. 5 where the first derivatives with respect to the drain voltage of the Y21 parameters real part are reported.
Analogous results can be observed in Fig. 6 , where the real part of the Y22 parameters are shown at the intrinsic and extrinsic device ports for a fixed bias condition versus the frequency. As can be seen only the comparison at the intrinsic device ports puts clearly in evidence that the two models simply differ for the low-frequency description;
showing two curves shifted. Instead, as expected, at the extrinsic device ports linear parasitic elements tend, with their resonances, to hide the non-linear phenomena and the major differenze between the two model is revealed at 70 GI&. Simulation and measurement results are shown in Fig. 3 as a function of the output power. As can be seen, the NDC model [6] with embedded the backgating i/v model [3] is in good agreement with measurements, despite the very low level of the IMD products required by the specific application. In the same figure, also the simulation results obtained by using the Empirical model
[4] are shown, in such a case, it is we11 evident the higher level of accuracy. Fig. 3 shows also the poor prediction capability obtained when making use of a model based on purely DC nV characteristics.
It must be observed that a conventional bias-dependent S-parameter comparison at the extrinsic device ports does not point out any relevant difference between the two models as shown in Fig. 4 where the first derivatives with respect to the drain voltage of the S21 parameter real part computed with the different models are displayed. On the contrary, the comparison of the intrinsic Y parameters 
1V. CONCLUSION
In this paper a methodology to preliminarily test the prediction accuracy of non-linear models under largesignal operating conditions has been proposed, which is based on the simple comparison of bias-dependent Yparameters at the intrinsic device ports. In particular it has been shown as the evaluation of these parameters is directly linked to the level of large-signal model accuracy and also to what kind of non-linearity the model fails to describe. 
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